


Pre UMA			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Block Diagram			
Size A3	Document Number JE70-CP		Rev -1M
Date: Tuesday, February 02, 2010	Sheet 1	of	67



PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/ GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2


Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel
6	NC
7	NC
8	NC
9	USB1(HS)
10	Finger Print
11	Blue Tooth
12	MINIC2
13	Cardreader

Processor Strapping


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0


Pre UMA

<div> <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> </div>		
Title		
Table of Content		
Size A3	Document Number JE70-CP	Rev -1M
Date: Tuesday, February 02, 2010		
Sheet 2 of 67		



Pre UMA







The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale
VTT=1.05V; Clarksfield
VTT=1.1V


2ND = 62.10055.321
62.10053.561







2ND = 62.10055.321
62.10053.561



2ND = 62.10055.321
62.10053.561








SO-DIMM VREFDQ (M3) Circuit for Clarkfield Processor





CLARKFIELD

RESERVED







SA 1013



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

2ND = 62.10055.321

62.10053.561



PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...


CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarkfield samples.	
CFG7	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.


Pre UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU (7/7)	
Size A3	Document Number	JE70-CP	
Date: Tuesday, February 02, 2010	Sheet 10 of 67	Rev -1M	



ACZ_RST# DY ECT3 Do Not Stuff
ACZ_SYNC DY ECT5 Do Not Stuff
ACZ_BIT_CLK DY ECT4 Do Not Stuff
ACZ_SDATAOUT DY ECT6 Do Not Stuff




33 ACZ_RST#_AUDIO
33 ACZ_SYNC_AUDIO
33 ACZ_BITCLK_AUDIO
33 ACZ_SDATAOUT_AUDIO



1D5V_S0 1 R549 ACZ_SYNC
Do Not Stuff

This signal has a weak internal pull down.
On Die PLL VR is supplied by 1.5V when sampled high, 1.8 V when sampled low.

NO REBOOT STRAP



No Reboot Strap R23
HDA_SPKR
Low = Default
High = No Reboot




When unused all JTAG pins may be NC

SPI_MOSI Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor.
Disable iTPM: Left floating, no pull-down required





SPI_CS0#, SPI_MISO, SPI_MOSI, SPI_CLK:
No series resistor required if routing length is 1.5"-6.5"





INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs


integrated VccSus1_05,VccSus1_5,VccCL1_5	
INTVRMEN	High=Enable Low=Disable
integrated VccLan1_05VccCL1_05	
LAN100_SLP	High=Enable Low=Disable




HDD

ODD

















GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.



















REVERSE TYPE

H = 4mm
DDR3-204P-9T-GB
62.10017.W11
2ND = 62.10017.V51






FUNCTION TABLE		
SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDCLK+ TMDSCLK- = ATMDCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-




E	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

LCD/INVERTER/CCD CONN




Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
 * Must be a ground return path between this ground and the ground on the VGA connector.
 Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR




L=>B0 -DIS
H=>B1 -UMA

Hsync & Vsync level shift



DDC_CLK & DATA level shift



Pre UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT CONN


Size

	Document Number
--	-----------------


JE70-CP

Date: Tuesday, February 02, 2010


Sheet	25	of	67
-------	----	----	----

[illegible]

n: [PC1,PC0]=00, 8dB
[PC1,PC0]=01, 4dB
[PC1,PC0]=10, 12dB
[PC1,PC0]=11, 0dB



SATA Connector



Pre UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD CONN

Size	Document Number
------	-----------------

JE70-CP

Rev	-1M
-----	-----

Date: Tuesday, February 02, 2010

Sheet 27 of 67

11 SATA_TXP4
11 SATA_TXN4

11 SATA_RXN4
11 SATA_RXP4

5V_S0

C312 1
C311 1

SCD01U50V2KX-1GP
SCD01U50V2KX-1GP

SATA_TXP4 C
SATA_TXN4 C

C295 1
C288 1

SCD01U50V2KX-1GP
SCD01U50V2KX-1GP

SATA_RXN4 C
SATA_RXP4 C

5V_S0

D20
Do Not Stuff

1
2

SCD1U16V2ZY-2GP

C265
TC14

SC10U10V6ZY-1GP

R166
Do Not Stuff

1
1

ODD_DP
Do Not Stuff

1
1

ODD_MD

TP48
TPAD14-GP

8
NP1
S1
S2
S3
S4
S5
S6
S7
P1
P2
P3
P4
P5
P6
NP2
9

ODD1

SKT-SATA7P-6P-17-9P


2nd = 62.10065.D71

62.10065.D11

緯創資通

Sheet	28	of	67
-------	----	----	----


BLUETOOTH MODULE



74.05240.A7F

2nd = 74.09711.A7F

EC20 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request



20.F1561.004

2nd = 20.F1621.004

Pre UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size

Document Number

JE70-CP

Rev




-1M

Date: Tuesday, February 02, 2010

Sheet 29 of 67


2nd =

20.K0276.030



Pre UMA




緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
USB CONN					
Size	Document Number				Rev
	JE70-CP				-1M
Date: Tuesday, February 02, 2010		Sheet		30	of 67



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

LAN Connector

LAN Connector



Pre UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: LAN CONN

Size: A3 Document Number: JE70-CP Rev: -1M


Date: Tuesday, February 02, 2010 Sheet: 32 of 67

WWW.AliSaler.Com




Title			
AUDIO AMP			
Size	Document Number		Rev
	JE70-CP		-1M
Date:	Tuesday, February 02, 2010	Sheet 34 of	67


Internal Mic





LINE OUT



MIC IN



Internal Speaker



Pre UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO jack

Size

Document Number

JE70-CP

Rev

-1M

Date: Tuesday, February 02, 2010

Sheet 35 of 67

Pre UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cardreader

Size

Document Number

JE70-CP

Rev


-1M

Date: Tuesday, February 02, 2010

Sheet 36 of 67

Mini Card Connector(WLAN)


Support debug-card




2nd = 62.10043.461

20.F1517.052

Place near MINI1




Mini Card Connector(Robson2 and 3G)




2nd =

20.F1518.052



Place near MINIC2



Pre UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINI CARD

Size

Document Number







JE70-CP

Rev


-1M

Date: Tuesday, February 02, 2010

Sheet 37 of 67



EC BIOS Flash ROM



System BIOS Flash ROM



72.25032.D01
4MB

GOLDEN FINGER FOR DEBUG BOARD



DY

Pre UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title									

BIOS	
Size	Document Number

JE70-CP






Rev
-1M

Date: Tuesday, February 02, 2010

Sheet 40

40 of 67


TOUCH PAD



Pre UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
Touch PAD and FP		Rev	
Size	Document Number	JE70-CP	-1M
Date: Tuesday, February 02, 2010		Sheet	41 of 67





LED



FRONT_PWRLED# Q 1 R340 330R2F-GP
STDBY_LED# Q 1 R343 330R2F-GP
DC_BATFULL# Q 1 R341 330R2F-GP
CHARGE_LED# Q 1 R344 330R2F-GP

FRONT_PWRLED# Q 1 DY EC22 Do Not Stuff
CHARGE_LED# Q 1 DY EC25 Do Not Stuff
STDBY_LED# Q 1 DY EC24 Do Not Stuff
DC_BATFULL# Q 1 DY EC23 Do Not Stuff

-1 0107



SATA_LED# EC34 2 DY Do Not Stuff
KBC_PWRBTN# 1 EC33 DY Do Not Stuff
WLAN_LED# 1 EC35 DY Do Not Stuff
FRONT_PWRLED EC36 DY Do Not Stuff

Pre UMA



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			LED&POWERBD CONN		
Size	Document Number				Rev
	JE70-CP				-1M
Date	Tuesday, February 02, 2010				Sheet 42 of 67

Run Power

Aux Power

3D3V_AUX_S5



Pre UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

RUN POWER and 3D3V AUX S5

Size	Document Number
------	-----------------


JE70-CP

-1M


Date: Tuesday, February 02, 2010

Sheet 43 of 67


ISL62883 VCC_CORE




TPS51123 5V/3D3V




RT9026 0D75V_S0




RT9025 1D8V




RT9025 1D5V




Charger BQ24745



Adapter




RT8209B 1D05V





Pre UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Power Block Diagram**
Size Document Number **JE70-CP** Rev **-1M**
Date: Tuesday, February 02, 2010 Sheet 44 of 67






Pre UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		ISL62882 CPU CORE (1/2)	
Size	Document Number	Rev	-1M
Date: Tuesday, February 02, 2010		Sheet 46 of 67	




RT8209E for 1D5V






RT9026 for 0D75V_S3




Pre UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
RT8015A for 1D8V/RT9026 0D75			
Size	Document Number	Rev	
	JE70-CP		-1M
Date:	Tuesday, February 02, 2010	Sheet	50 of 67



RT8208B for VGA



RT8208B:74.08208.A73

Iomax= 18A
OCP>27A

$$V_{out} = 0.75V * (R1 + R2) / R2$$

Cherry 12034

MADSION PRO

	I/O	Inter Pull Low	GPIO TABLE
NVVDD_ALTV0	O	YES	GPU VOLTAGE L: 1.00V GPU VOLTAGE H: 0.90V

PARK XT

	I/O	Inter Pull Low	GPIO TABLE
NVVDD_ALTV0	O	YES	GPU VOLTAGE L: 1.12V GPU VOLTAGE H: 0.90V

Park==>R718=33K (64.33025.6DL)
Madison==>R718=71.5K (64.71525.6DL)


NVVDD_ALTV1	NVVDD_ALTV0	+VGA_CORE
H	L	1.12V or 1V OUT=[R400+(R402//R718)]/(R402//R718)
H	H	0.9V OUT=(R400+R402)/R402

Pre UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			RT8209E VGA CORE
Size A3	Document Number		Rev
Date: Tuesday, February 02, 2010			Sheet 53 of 67
J70-CP			

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



Pin NO	Symbol
1	GND
2	GND
3	SMD
4	SMC
5	TS
6	B / I
7	BT+
8	BT+

Pre UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number









JE70-CP

Rev

-1M


Date: Tuesday, February 02, 2010

Sheet 54 of 67



Pre UMA



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
EMI/Spring/Boss	
Size	Document Number
JE70-CP	
Date: Tuesday, February 02, 2010	Sheet 55 of 67
Rev -1M	




Pre UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AFTE TP			
Size	Document Number		Rev
	JE70-CP		-1M
Date:	Tuesday, February 02, 2010	Sheet 56 of 67	


+3VS to 3.3V_DELAY Transfer



RT9025 for 1V_VGA




G9661 for 1D8V_VGA



4 PEG_TXP[15..0] << PEG_TXP[15..0]
4 PEG_TXN[15..0] << PEG_TXN[15..0]


4 PEG_RXP[15..0] << PEG_RXP[15..0]
4 PEG_RXN[15..0] << PEG_RXN[15..0]






Pre UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File Madison PCIE		
Size A3	Document Number JE70-CP	Rev -1M
Date: Tuesday, February 02, 2010	Sheet 58	of 67








Do Not Stuff
DIS_PX



DDR 3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U




62,64 DQMA#[0..7] <<>>

62,64 RDQSA#[0..7] <<>>




62,64 WDQSA#[0..7] <<>>

62,64 MAA[0..12] <<>>





62,64 MDA[0..63] <<>>




DDR3







```
SAMSUNG: 72.41164.H0U
HYNIX:   72.51G63.C0U
```


[illegible]

DDR3




```
SAMSUNG: 72.41164.H0U
HYNIX:   72.51G63.C0U
```



Pre UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
VRAM(4/4)			
Size A3	Document Number		Rev
	JE70-CP		-1M
Date:	Tuesday, February 02, 2010	Sheet 66 of 67	



Pre UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Modify History

Size

Document Number

Rev

Date: Tuesday, February 02, 2010

Sheet 67 of 67

JE70-CP

-1M